signal \GND\, \VCC\, N_5, a_c, b_c, c_c, sum_c, GND_0, 

VCC_0, a_e, b_e, c_e, enable_c: std_logic;